What is the default vel loop PID parameter of V5 motor?
The default PID constants have not been released.
1 Like
One of my college students said cache coherency was a problem.
Xilinx multicore conhency needs to be maintained manually
Cache Consistency Causes Lock Failure
I haven’t studied embedded operating systems. I don’t understand what he’s talking about at all.